

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
17 June 2004 (17.06.2004)

PCT

(10) International Publication Number
WO 2004/051703 A3

(51) International Patent Classification⁷: **H01L 29/786**,
21/00, 31/12, 33/00, G02F 1/133, G09G 3/36

(74) Agent: **YOU ME PATENT & LAW FIRM**; Teheran
Bldg., 825-33, Yoksam-dong, Kangnam-ku, 135-080
Seoul (KR).

(21) International Application Number:
PCT/KR2003/002591

(22) International Filing Date:
27 November 2003 (27.11.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10-2002-0076355
3 December 2002 (03.12.2002) KR

(71) Applicant (for all designated States except US): **SAM-
SUNG ELECTRONICS CO., LTD.** [KR/KR]; 416, Mae-
tan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742
(KR).

(71) Applicants and
(72) Inventors: **CHOI, Joon-Hoo** [KR/KR]; Samho Apt.
108-303, Yeongcheon-dong, Seodaemun-ku, 120-768
Seoul (KR). **CHOI, Beohm-Rock** [KR/KR]; Samsung
Apt. 112-508, Daechi 1-dong, Kangnam-ku, 135-281
Seoul (KR). **CHUNG, Jin-Koo** [KR/KR]; 244-150, Sillim
9-dong, Kwanak-ku, 151-019 Seoul (KR).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE,
GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,
UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (BW, GH,
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE,
SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

(88) Date of publication of the international search report:
7 October 2004

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: **ORGANIC ELECTROLUMINESCENCE DISPLAY PANEL AND MANUFACTURING METHOD THEREOF**



(57) Abstract: A polysilicon layer (153b, 154b, 155b) is formed on an insulating substrate (110) and a gate insulating layer (140) is formed on the polysilicon layer. A gate line (121) is formed on the gate insulating layer (140) and an interlayer insulating film (801) is formed on the gate line. A data line (171a) and a pixel electrode (190) are formed on the interlayer insulating film. A partition (802) is formed on the data line and the pixel electrode and an organic EL layer (70R) is formed on the pixel electrode in a predetermined area defined by the partition. A common electrode (270) is formed on the organic EL layer.

INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR 2003/002591-0

CLASSIFICATION OF SUBJECT MATTER

IPC⁷: H01L 29/786, H01L 21/00, H01L 31/12, H01L 33/00, G02F 1/133, G09G 3/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC⁷: H01L, G02F, G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPODOC, PAJ, WPI, English Fulltext

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2002/0149710 A1 (Kim) 17 October 2002 (17.10.2002) <i>the whole document, esp. fig 3 A-L, claims.</i>	1 - 5, 7, 8
A	US 2002/0151119 A1 (Kim et al.) 17 October 2002 (17.10.2002) <i>the whole document, esp. fig. 1.</i>	1 - 3, 7
A	US 2001/0026125 A1 (Yamazaki et al.) 4 October 2001 (04.10.2001) <i>the whole document, esp. fig. 6, embodiment 5.</i>	1 -3, 6, 7, 9
A	EP 1191820 A (IDEMITSU KOSAN CO (JP)) 27 March 2002 (27.03.2002) <i>fig. 1, page 10, 2nd and 3rd paragraph.</i>	6, 9

☐ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

„A“ document defining the general state of the art which is not considered to be of particular relevance

„E“ earlier application or patent but published on or after the international filing date

„L“ document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

„O“ document referring to an oral disclosure, use, exhibition or other means

„P“ document published prior to the international filing date but later than the priority date claimed

„T“ later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

„X“ document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

„Y“ document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

„&“ document member of the same patent family

Date of the actual completion of the international search

8 June 2004 (08.06.2004)

Date of mailing of the international search report

12 July 2004 (12.07.2004)

Name and mailing address of the ISA/AT

Austrian Patent Office
Dresdner Straße 87, A-1200 Vienna

Facsimile No. 1/53424/535

Authorized officer

WALTER P.

Telephone No. 1/53424/569

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/KR 03/02591-0

Patent document cited in search report			Publication date	Patent family member(s)			Publication date
EP	A	1191820	2002-03-27	US	A	2003151355	2003-08-14
				US	B	6538374	2003-03-25
				CN	T	1363200T	2002-08-07
				US	A	2002011783	2002-01-31
				JP	A	2001230086	2001-08-24
US	A	20010026 125			none		
US	A	20020149 710			none		
US	A	20020151 119			none		

ORGANIC ELECTROLUMINESCENCE DISPLAY PANEL AND MANUFACTURING METHOD THEREOF

BACKGROUND OF THE INVENTION

(a) Field of the Invention

5 The present invention relates to an organic electroluminescence display panel and a manufacturing method thereof.

(b) Description of the Related Art

 An organic electroluminescence (EL) display contains organic material emitting light in response to a current. The organic material is partitioned into a plurality of islands arranged in a matrix and the intensity of the emitted light is controlled by controlling the current in each island such that an image is displayed. The organic EL display has several advantages such as low voltage driving, lightness and slimness, wide viewing angle, and fast response. Therefore, the organic EL display is a promising next-generation display device.

15 The organic EL display includes a plurality of pixels arranged in a matrix and each pixel includes a switching element such as a thin film transistor (TFT), a pixel electrode, and an organic EL layer, which include several thin film patterns. The thin film patterns are formed by film deposition and photo-etching, which is a complicated process requiring high cost and long time. Accordingly, the number of the photo-etching steps determines total cost and time for manufacturing the organic EL display panel.

SUMMARY OF THE INVENTION

 A motivation of the present invention is to simplify a method of manufacturing an organic EL display to reduce production cost and time.

25 According to an aspect of the present invention, a pixel electrode includes the same layer as a data line.

 An organic EL display panel is provided, which includes: an insulating substrate; a polysilicon layer formed on the substrate; a gate insulating layer formed on the polysilicon layer; a gate wire formed on the gate insulating layer; an interlayer insulating film formed on the gate wire; a data wire formed on the interlayer insulating film; a pixel electrode formed on the same layer as the data

wire; an organic EL layer formed on the pixel electrode and disposed in a predetermined area; a partition formed on the data wire and the pixel electrode and defining the predetermined area; and a common electrode formed on the organic EL layer and the partition.

5 The pixel electrode preferably includes the same material as the data wire.

 The polysilicon layer preferably includes first and second transistor portions including source regions and drain regions and a storage electrode portion connected to the second transistor portion. The gate wire preferably includes first and second gate electrodes and a storage electrode overlapping the first and the
10 second transistor portions and the storage electrode portion, respectively. The data wire preferably includes first and second data lines, a first source electrode connected to the first data line and the source region of the first transistor portion, a first drain electrode connected to the drain region the first transistor portion and the second gate electrode, and a second source electrode connected to the second data
15 line and the source region of the second transistor portion. The pixel electrode is preferably connected to the drain region of the second transistor.

 The organic EL display panel may further include a buffer layer disposed between the organic EL layer and the common electrode.

 The partition is preferably made of black photoresist.

20 The organic EL display panel may further include an auxiliary electrode contacting the common electrode.

 A method of manufacturing an organic EL display panel is provided, which includes: forming a polysilicon layer on an insulating substrate; forming a gate insulating layer on the polysilicon layer; forming a gate line on the gate
25 insulating layer; forming an interlayer insulating film on the gate line; forming a data line and a pixel electrode on the interlayer insulating film; forming a partition on the data line and the pixel electrode; forming an organic EL layer on the pixel electrode in a predetermined area defined by the partition; and forming a common electrode on the organic EL layer.

30 The formation of the partition may include: coating a black photoresist; exposing the photoresist to light through a photo mask; and developing the photoresist.

The method may further include: forming an auxiliary electrode contacting the common electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more apparent by describing
5 embodiments thereof in detail with reference to the accompanying drawings in which:

Fig. 1 is a layout view of an organic EL display panel according to an embodiment of the present invention;

Fig. 2 is a sectional view of the organic EL display panel shown in Fig. 1
10 taken along the line II-II';

Fig. 3 is a sectional view of the organic EL display panel shown in Fig. 1 taken along the line III-III';

Fig. 4A is a layout view of the organic EL display panel shown in Figs. 1-3 in a first step of a manufacturing method thereof according to an embodiment of the
15 present invention;

Figs. 4B and 4C are sectional views of the organic EL display panel shown in Fig. 4A taken along the lines IVB-IVB' and IVC-IVC', respectively;

Fig. 5A is a layout view of the organic EL display panel shown in Figs. 1-3 in a step following the step shown in Fig. 4A;

20 Figs. 5B and 5C sectional views of the organic EL display panel shown in Fig. 5A taken along the lines VB-VB' and VC-VC', respectively;

Fig. 6A is a layout view of the organic EL display panel shown in Figs. 1-3 in a step following the step shown in Fig. 5A;

25 Figs. 6B and 6C are sectional views of the organic EL display panel shown in Fig. 6A taken along the lines VIB-VIB' and VIC-VIC', respectively;

Fig. 7A is a layout view of the organic EL display panel shown in Figs. 1-3 in a step following the step shown in Fig. 6A; and

Figs. 7B and 7C are sectional views of the organic EL display panel shown in Fig. 7A taken along the lines VIIB-VIIB' and VIIC-VIIC', respectively.

30 * Description of Reference Numerals in the Drawings *

70: organic EL layer

123a, 123b: gate electrode

173a, 173b: source electrode

175a: drain electrode

171a: first data line

171b: second data line

5 153a, 153b: source region

155a, 155b: drain region

154a, 154b: channel region

190: pixel electrode

270: common electrode

10 DETAILED DESCRIPTION OF EMBODIMENTS

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth
15 herein.

In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It will be understood that when an element such as a layer, film, region, substrate or panel is referred to as being "on" another element, it can be directly on the other element or intervening
20 elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present.

Then, organic electroluminescence display devices and manufacturing methods thereof according to embodiments of the present invention will be described with reference to the accompanying drawings.

25 First, an organic EL display according to an embodiment of the present invention is described in detail with reference to Figs. 1-3.

Fig. 1 is a layout view of an organic EL display panel according to an embodiment of the present invention, Fig. 2 is a sectional view of the organic EL display panel shown in Fig. 1 taken along the line II-II', and Fig. 3 is a sectional view
30 of the organic EL display panel shown in Fig. 1 taken along the line III-III'.

A blocking layer 111 preferably made of silicon oxide is formed on an insulating substrate 110.

A polysilicon layer 153a, 154a, 155a, 153b, 154b, 155b and 157 is formed on the blocking layer 111. The polysilicon layer 153a, 154a, 155a, 153b, 154b, 155b and 157 includes a first transistor portion 153a, 154a and 155a, a second transistor portion 153b, 154b and 155b, and a storage electrode portion 157. The first transistor portion 153a, 154a and 155a includes a (first) source region 153a and a (first) drain region 155a doped with n type impurity as well as a (first) channel portion 154a, while the second transistor portion 153b, 154b and 155b includes a (second) source region 153b and a (second) drain region 155b doped with p type impurity as well as a (second) channel region 154b. Alternatively, the first source region 153a and the drain region 155a are doped with p type impurity, while the second source region 153b and the drain region 155b are doped with n type impurity, depending on driving conditions.

A gate insulating layer 140 preferably made of silicon oxide or silicon nitride is formed on the polysilicon layer 153a, 154a, 155a, 153b, 154b, 155b and 157.

A gate line 121, first and second gate electrodes 123a and 123b, and a storage electrode 133 preferably made of metal such as Al are formed on the gate insulating layer 140. The first gate electrode 123a is branched from the gate line 121 and overlaps the first channel portion 154a, while the second gate electrode 123b is separated from the gate line 121 and overlaps the second channel region 154b. The storage electrode 133 is connected to the second gate electrode 123b, and overlaps the storage electrode portion 157 of the polysilicon layer.

An interlayer insulating film 801 is formed on the gate line 121, the first and the second gate electrodes 123a and 123b, the storage electrode 133.

First and second data lines 171a and 171b, first and second source electrodes 173a and 173b, a drain electrode 175a, and a pixel electrode 190 are formed on the interlayer insulating film 801.

The first source electrode 173a is branched from the first data line 171a and connected to the first source region 153a through a contact hole 181 penetrating the interlayer insulating film 801 and the gate insulating layer 140. The second source electrode 173b is branched from the second data line 171b and connected to the second source region 153b through a contact hole 184 penetrating the interlayer insulating film 801 and the gate insulating layer 140. The drain electrode 175a

contacts the first drain region 155a and the second gate electrode 123b through contact holes 182 and 183 penetrating the interlayer insulating film 801 and the gate insulating layer 140 such that the first drain region 155a is electrically connected to the second gate electrode 123b.

5 The pixel electrode 190 is connected to the second drain region 155b through a contact hole 185 penetrating the interlayer insulating film 801 and the gate insulating layer 140, and it is preferably made of the same layer as the data wire 171a, 171b, 173a, 173b and 175a. The data wire 171a, 171b, 173a, 173b and 175a and the pixel electrode 190 is preferably made of reflective material such as Al.
10 However, the pixel electrode 190 may be formed of a transparent material such as ITO (indium tin oxide) and IZO (indium zinc oxide).

Meanwhile, the second data line 171b overlaps the storage electrode 133.

A partition 802 preferably made of organic insulating material is formed on the data wire 171a, 171b, 173a, 173b and 175a and the pixel electrode 190. The
15 partition 802 surrounds the pixel electrode 190 to define an area filled with an organic EL material. The partition 802 is preferably made of a photosensitive material containing black pigment, which is exposed to light and developed, such that the partition 802 functions as a light blocking layer and a manufacturing method thereof is simplified.

20 An organic EL layer 70 is formed on the pixel electrode 190 and disposed in the area surrounded by the partition 802. The organic EL layer 70 is preferably made of organic material emitting a primary-color light such as red, green and blue light. The red, green and blue organic EL layers 70 are arranged periodically.

A buffer layer 803 is formed on the organic EL layer 70 and the partition
25 802. The buffer layer 803 may be omitted if it is not required.

A common electrode 270 is formed on the buffer layer 803. The common electrode 270 is preferably made of transparent conductive material such as ITO and IZO. If the pixel electrode 190 is made of transparent conductive material such as ITO and IZO, the common electrode 270 is preferably made of reflective metal such
30 as Al.

An auxiliary electrode (not shown) made of low resistivity material is optionally provided for compensating the conductivity of the common electrode 270.

The auxiliary electrode may be disposed between the common electrode 270 and the buffer layer 803 or on the common electrode 270, and it preferably has a matrix form along the partition 802 such that it does not overlap the organic EL layer 70.

Here, the second data line 171b is connected to a constant voltage.

5 The driving mechanism of the above-described organic EL display panel is described.

When a gate-on pulse is applied to the gate line 121, the first transistor is turned on to transmit a data voltage from the first data line 171a to the second gate electrode 123b. The application of the data voltage to the second gate electrode
10 123b turns on the second transistor such that a current from the second data line 171b enters into the common electrode 270 through the pixel electrode 190 and the organic EL layer 70. The organic EL layer 70 receiving the current emits light with a predetermined wavelength. The intensity of the emitted light depends on the current flowing in the organic EL layer 70. The magnitude of the current driven by
15 the second transistor depends on the magnitude of the data voltage supplied from the first transistor.

Now, a method of manufacturing the organic EL display panel shown in Figs. 1-3 is described with reference to Figs. 4A-7C as well as Figs. 1-3.

Figs. 4A, 5A, 6A and 7A are layout views of the organic EL display panel
20 shown in Figs. 1-3 in intermediate steps of a manufacturing method thereof according to an embodiment of the present invention, Figs. 4B, 5B, 6B and 7B are sectional views of the organic EL display panels shown in Figs. 4A, 5A, 6A and 7A taken along the lines IVB-IVB', VB-VB', VIB-VIB', and VIIB-VIIB', respectively, and Figs. 4C-7C are sectional views of the organic EL display panels shown in Figs. 4A,
25 5A, 6A and 7A taken along the lines IVC-IVC', VC-VC', VIC-VIC', and VIIC-VIIC', respectively.

Referring to Figs. 4A-4C, a blocking layer 111 preferably made of silicon oxide is formed on an insulating substrate 110, and an amorphous silicon layer is deposited on the blocking layer 111. The deposition of the amorphous silicon layer
30 is preferably performed by LPCVD (low temperature chemical vapor deposition), PECVD (plasma enhanced chemical vapor deposition) or sputtering.

Consecutively, the amorphous silicon layer is laser-annealed to be crystallized into a polysilicon layer.

Next, the polysilicon layer is photo-etched to form first and second transistor portions 150a and 150b and the storage electrode portion 157.

5 Referring to Figs. 5A-5C, a gate insulating layer 140 is deposited on the polysilicon layer 150a, 150b and 157.

Successively, a gate metal layer 120 is deposited and a photoresist film is coated, exposed to light, and developed to form a first photoresist PR1. The gate metal layer 120 is etched by using the first photoresist PR1 as an etch mask to form a
10 gate electrode 123b and a storage electrode 133. P type impurity is injected into exposed portions of the second transistor portion 150b of the polysilicon layer to form a source region 153b and a drain region 155b. At this time, the first transistor portion 150a of the polysilicon layer is covered with the first photoresist PR1 and the gate metal layer 120 to be protected.

15 Referring to Figs. 6A-6C, the first photoresist PR1 is removed and another photoresist film is coated, exposed to light, and developed to form a second photoresist PR2. The gate metal layer 120 is etched by using the first photoresist PR2 as an etch mask to form a gate electrode 123a and a gate line 121. N type impurity is injected into exposed portions of the first transistor portion 150a of the
20 polysilicon layer to form a source region 153a and a drain region 155a. At this time, the second transistor portion 150b of the polysilicon layer is covered with the second photoresist PR2 to be protected.

Referring to Figs. 7A-7C, an interlayer insulating film 801 is deposited on the gate wire 121, 123a, 123b and 133. The interlayer insulating film 801 and the
25 gate insulating layer 140 are photo-etched form a plurality of contact holes 181, 182, 184 and 185 exposing the first source region 153a, the first drain region 155a, the second source region 153b, and the second drain region 155b, respectively, as well as a contact hole 183 exposing an end portion of the second gate electrode 123b.

Thereafter, a data metal layer is deposited and photo-etched to form a data
30 wire 171a, 171b, 173a, 173b and 175a and a pixel electrode 190. If the pixel electrode is made of transparent material such as ITO and IZO, it is formed by

separate photo-etching step different from that for the data wire 171a, 171b, 173a, 173b, 175a.

Referring to Figs. 1-3, an organic film containing black pigment is coated on the data wire 171a, 171b, 173a, 173b and 175a, and it is exposed to light and developed to form the partition 802. Thereafter, an organic EL layer 70 is formed on each pixel area by deposition or inkjet printing after masking. The organic EL layer 70 preferably has a multi-layered structure.

Next, an organic conductive material is deposited on the organic EL layer 70 to form a buffer layer 803, ITO or IZO is deposited on the buffer layer 803 to form a common electrode 270.

Although it is not shown in the figures, an auxiliary electrode made of low resistivity material such as Al may be formed before or after the formation of the common electrode 270. The common electrode 270 is preferably made of reflective metal if the pixel electrode 190 is formed of transparent conductive material.

The above-described manufacturing method of an organic EL display device reduces the manufacturing steps and time, thereby decreasing manufacturing cost.

Although preferred embodiments of the present invention have been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.

WHAT IS CLAIMED IS:

1. An organic EL display panel comprising:
an insulating substrate;
a polysilicon layer formed on the substrate;
5 a gate insulating layer formed on the polysilicon layer;
a gate wire formed on the gate insulating layer;
an interlayer insulating film formed on the gate wire;
a data wire formed on the interlayer insulating film;
a pixel electrode formed on the same layer as the data wire;
10 an organic EL layer formed on the pixel electrode and disposed in a predetermined area;
a partition formed on the data wire and the pixel electrode and defining the predetermined area; and
a common electrode formed on the organic EL layer and the partition.
- 15 2. The organic EL display panel of claim 1, wherein the pixel electrode includes the same material as the data wire.
- 20 3. The organic EL display panel of claim 1 or 2, wherein the polysilicon layer comprises first and second transistor portions including source regions and drain regions and a storage electrode portion connected to the second transistor portion, the gate wire comprises first and second gate electrodes and a storage electrode overlapping the first and the second transistor portions and the storage electrode portion, respectively, the data wire comprises first and second data lines, a first source electrode connected to the first data line and the source region of the first transistor portion, a first drain electrode connected to the drain region the first transistor portion and the second gate electrode, and a second source
25 electrode connected to the second data line and the source region of the second transistor portion, and the pixel electrode is connected to the drain region of the second transistor.
- 30 4. The organic EL display panel of claim 1 or 2, further comprising a buffer layer disposed between the organic EL layer and the common electrode.
5. The organic EL display panel of claim 1 or 2, wherein the partition comprises black photoresist.

6. The organic EL display panel of claim 1 or 2, further comprising an auxiliary electrode contacting the common electrode.

7. A method of manufacturing an organic EL display panel, the method comprising:

- 5 forming a polysilicon layer on an insulating substrate;
- forming a gate insulating layer on the polysilicon layer;
- forming a gate line on the gate insulating layer;
- forming an interlayer insulating film on the gate line;
- forming a data line and a pixel electrode on the interlayer insulating film;
- 10 forming a partition on the data line and the pixel electrode;
- forming an organic EL layer on the pixel electrode in a predetermined area defined by the partition; and
- forming a common electrode on the organic EL layer.


8. The method of claim 7, wherein the formation of the partition
15 comprises:

- coating a black photoresist;
- exposing the photoresist to light through a photo mask; and
- developing the photoresist.

9. The method of claim 7 or 8, further comprising:
20 forming an auxiliary electrode contacting the common electrode.


1/15

FIG.1




2/15

FIG. 2




3/15

FIG.3




4/15

FIG. 4A



5/15

FIG. 4B



6/15

FIG. 4C






FIG.5A



8/15

FIG. 5B



9/15

FIG.5C




FIG. 6A






FIG. 6B

11/15




12/15

FIG. 6C




13/15

FIG. 7A



14/15

FIG. 7B



15/15

FIG. 7C

